

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

**WHAT IS CLAIMED IS:**

1. A method for producing an antifuse structure in a substrate, comprising:
  - forming a conductive region on the substrate, the conductive region defining a first upper surface and a first lateral boundary surface which meet at an angle to form an edge;
  - forming a nonconductive region adjoining the conductive region on the substrate, the nonconductive region defining a second upper surface and a second lateral boundary surface; wherein the first and second lateral boundary surfaces are in facing relationship and form an interface; and
  - forming a dielectric layer over at least a portion of the first upper surface of the conductive region and at least a portion of the edge, whereby an area of relatively increased field strength is produced during application of a programming voltage to form a breakdown channel in the dielectric layer.
2. The method of claim 1, forming a conductor on the dielectric layer.
3. The method of claim 1, wherein the conductive region defines a corner and wherein forming the dielectric layer comprises forming the dielectric layer over the corner.
4. The method of claim 1, wherein the first lateral boundary surface is substantially orthogonal to a lower surface of the dielectric layer interfacing with the edge.
5. The method of claim 1, wherein the conductive region is a doped semiconductor region.

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

6. The method of claim 1, wherein the nonconductive region comprises at least one of SiO<sub>2</sub> and SiN.

7. The method of claim 1, wherein the dielectric layer comprises SiN.

8. The method of claim 1, wherein the nonconductive region comprises at least one of SiO<sub>2</sub> and SiN and wherein the dielectric layer comprises SiN.

9. The method of claim 1, wherein the dielectric layer is disposed over at least a portion of the nonconductive region.

10. A method of blowing an antifuse, comprising:

a) providing an antifuse, comprising:

a conductive region, the conductive region defining a first upper surface and a first lateral boundary surface which meet at an angle to form an edge;

a nonconductive region adjoining the conductive region, the nonconductive region defining a second upper surface and a second lateral boundary surface; wherein the first and second lateral boundary surfaces are in facing relationship and form an interface; and

a dielectric layer disposed over at least a portion of the first upper surface of the conductive region and at least a portion of the edge; and

b) applying a programming voltage to the antifuse to form a breakdown channel in the dielectric layer, whereby an area of relatively increased field strength is produced along the edge.

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

11. The method of claim 10, wherein the conductive region defines a corner and wherein the dielectric layer is disposed over the corner and wherein applying the programming voltage results in a further area of relatively increased field strength.

12. The method of claim 10, wherein the dielectric layer is disposed over at least a portion of the nonconductive region.

13. The method of claim 10, wherein the antifuse further comprises a conductor on the dielectric layer.

14. An antifuse, comprising:

a first conductive region, the first conductive region defining a first upper surface and a first lateral boundary surface which meet at an angle to form an edge;

a nonconductive region adjoining the first conductive region, the nonconductive region defining a second upper surface and a second lateral boundary surface; wherein the first and second lateral boundary surfaces are in facing relationship and form an interface;

a dielectric layer disposed over at least a portion of the first upper surface of the first conductive region and at least a portion of the edge, whereby an area of relatively increased field strength is produced during application of a programming voltage to form a breakdown channel in the dielectric layer; and

a second conductive region on the dielectric layer.

15. The antifuse of claim 14, wherein the first conductive region defines a corner and wherein the dielectric layer is disposed over the corner.

PATENT

W&B Docket No.: INF 2071-US

OC Docket No.: INFN/0040

Express Mail No.: EV335472220US

16. The antifuse of claim 14, wherein the first conductive region and the nonconductive region form a substantially planar upper surface which interfaces with a lower surface of the dielectric layer.
17. The antifuse of claim 14, wherein the dielectric layer is disposed over at least a portion of the nonconductive region.
18. The antifuse of claim 14, wherein the nonconductive region comprises at least one of SiO<sub>2</sub> and SiN.
19. The antifuse of claim 14, wherein the dielectric layer comprises SiN.
20. The antifuse of claim 14, wherein the nonconductive region comprises at least one of SiO<sub>2</sub> and SiN and wherein the dielectric layer comprises SiN.